Quantitative Prediction for Early Design Space Exploration in Delft WorkBench: An Outlook
نویسندگان
چکیده
In this paper, we discuss Quipu our multidimensional quantitative prediction model for hardwaresoftware partitioning. The proposed model is based on linear regression between software metrics determined on a dataset of 127 kernels and measures from their corresponding hardware designs. These software metrics capture the complexity of the C language description. The hardware designs are determined using the DWARV C-toVHDL translator [1]. Currently, Quipu exhibits a relatively large error compared to lower level approaches, however the Quipu model can make fast and early predictions and is applicable to a wide variety of applications. For the moment, we have only considered prediction of area measures, like the number of slices or flip-flops. The main steps to improve Quipu are the following: 1) re-evaluation of the selected software metrics. 2) use of a lower level representation of the C code. 3) extension of the set of kernels. 4) extension of the modeled hardware parameters. In other words, a consolidated model can provide more, and more accurate information. We conclude that fast and early prediction of hardware characteristics is important, but our approach was not accurate enough in the past. While a somewhat larger error is acceptable in the early stages of design, we need to improve our Quipu model. Furthermore, for Quipu to be applicable, it must predict additional hardware measures for a wider range of application domains. Keywords—Reconfigurable architectures, Modeling, Estimation, Statistics, Software metrics, System analysis and design
منابع مشابه
A Profiling Framework for Design Space Exploration in Heterogeneous System Context
Design of embedded systems is subject to different types of design constraints such as execution cycles, power consumption, and memory consumption/bandwidth. At the same time, modern computing systems make increasing use of reconfigurable and heterogeneous architectures. The increasing heterogeneous nature of embedded system platform and the application makes the design of embedded system very ...
متن کاملY-Chart Based System Level Performance Analysis: An M-JPEG Case Study
In the Artemis project an architecture workbench is being developed. One of the inputs for defining this workbench is the SPADE methodology. SPADE (System level Performance Analysis and Design space Exploration) follows the Y-chart approach; application and architecture are modeled separately, and the mapping of the application onto the architecture is an explicit design step. As an advantage w...
متن کاملDeveloping Applications for Polymorphic Processors : The Delft Workbench
Reconfigurable computing bears a great promise as it provides the flexibility of software design as well as the substantially better performance of hardware based execution. In order for this technology to really catch on, the necessary tools have to be developed that provide an integrated and (semi) automated development platform. Such a development platform should bridge as much as possible t...
متن کاملMicro-Profiler : A Fine-grained Application Profiler for ASIP Design
Current Application Specific Instruction set Processor (ASIP) design methodologies are mostly based on iterative architecture exploration that uses Architecture Description Languages (ADLs) and retargetable software development tools. However, for improved design efficiency, additional pre-architecture exploration tools are required to help narrow-down the huge design space and making coarsegra...
متن کاملLooking for Unexpected Consequences of Interface Design Decisions: The MeMo Workbench
This paper discusses and illustrates work in progress on the MEMO workbench for early model-based usability evaluation of interface designs. Characteristic features of the workbench include (a) the prediction of errors via rules that refer to user attributes; and (b) the automatic generation of methods for performing specific tasks and for recovering from errors.
متن کامل